By Topic

Efficient Discrete-Time Bandpass Sigma-Delta Modulator and Digital I/Q Demodulator for Multistandard Wireless Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chanyong Jeong ; Samsung Electro-Mech. Co. Ltd., Suwon ; Yonghwan Kim ; Soowon Kim

This paper presents an efficient discrete-time bandpass sigma-delta (SigmaDelta) modulator and digital in-phase /quadrature (1/Q) demodulator for multistandard wireless applications. The proposed bandpass SigmaDelta modulator provides higher speed using advanced switched-capacitor resonators which are faster than the conventional ones. The test chip has been implemented in a 0.18 mum CMOS process and occupied with the active chip area ofO. 16 mm2. The power consumption of the fabricated chip is 2.34 mW with a 1.8 V supply voltage. The measured peak signal-to-noise ratios (SNR) are 34 dB for 1.536 MHz (T-DMB), 26 dB for 5 MHz (UMTS), and 20 dB for 10 MHz (WiBro) bandwidths, respectively. This paper also covers the simple and robust digital I/Q demodulator which has been realized using a field programmable gate array (FPGA) for digital signal processing.

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:54 ,  Issue: 1 )