By Topic

Structural Design and Optimization of 65nm Cu/low-k Flipchip Package

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)

The trend toward finer pitch and higher performance integrated circuits (ICs) devices has driven the semiconductor industry to incorporate copper and low-k dielectric materials. However, the low-k materials have lower modulus and poorer adhesion compared to the common dielectric materials. Thus, thermo-mechanical failure is one of the major bottlenecks for development of a Cu/low-k larger die flip chip package. Very low modulus underfills must also be avoided because low modulus underfills transfer too much stress to the bumps which result in bump cracking in TC testing. A 2D plane strain analysis was performed to investigate the reliability of Chartered's C 65 nm 21 x 2 lmm 9 metal Cu/ low-k, chips with 150 um interconnect pitch in a FCBGA package. A series of parametric studies are performed by using Polymer Encapsulated Dicing Lane Technology (PEDL) to reduce 1 layer of FSG, variation of Cu post height, die thickness, substrate thickness, and underfill selection. The results obtained from the reduction of the stress in the low-k structure and the inelastic energy in the solder bumps modeling is useful to formulate design guidelines for packaging of large dies.

Published in:

Electronics Packaging Technology Conference, 2007. EPTC 2007. 9th

Date of Conference:

10-12 Dec. 2007