By Topic

A 16-bit 65-MS/s Pipeline ADC With 80-dBFS SNR Using Analog Auto-Calibration in SiGe SOI Complementary BiCMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Alfio Zanchi ; Linear Technol. Corp., Colorado Springs, CO ; Dong-Young Chang

A 16-bit 65-MS/s switched-capacitors pipeline analog-to-digital converter built in 0.45-mum 25-GHz fT complementary silicon-on-insulator BiCMOS delivers 80.1-dBFS signal-to-noise ratio, 98-dBc spurious-free dynamic range (SFDR) with 3-Vpp input range at 2-MHz input frequency. The 5 times 5.3 mm2 die consumes 1.7 W from a dual plusmn2.7-V supply. A noniterative analog auto-calibration algorithm simultaneously compensates for both random mismatch in the capacitors of the first quantizer stages, and integral nonlinearity curvatures contributed by sample-and-hold (S/H) and voltage reference buffers, yielding SFDR optimizations up to 12 dB. The test chip performance validates the transient noise simulations run for the analog front-end and the clock jitter, corroborating the efficacy of the circuit techniques adopted to design S/H, clock and references.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:55 ,  Issue: 8 )