By Topic

The UniTESK Approach to Specification-Based Validation of Hardware Designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kamkin, A. ; Inst. for Syst. Programming of Russian Acad. of Sci., Moscow

Functional validation is a major bottleneck in hardware design. Two main approaches to ensure functional correctness of hardware systems are based on formal verification and simulation techniques. It is widely recognized that formal verification techniques are exhaustive but do not scale well; simulation-based techniques are scalable but are not exhaustive. Possible compromise is provided by semi-formal approaches combining formal specifications, functional coverage definition, and simulation. This paper describes the UniTESK approach to specification-based validation of hardware designs in which a good balance of exhaustiveness and scalability is found. UniTESK is originally intended for the development of high-quality functional tests for software systems. The paper shows how to adapt it for functional validation of Verilog HDL and SystemC designs.

Published in:

Leveraging Applications of Formal Methods, Verification and Validation, 2006. ISoLA 2006. Second International Symposium on

Date of Conference:

15-19 Nov. 2006