By Topic

Low-Power VLSI Architecture for Neural Data Compression Using Vocabulary-based Approach

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Narasimhan, S. ; Case Western Reserve Univ., Cleveland ; Yu Zhou ; Chiel, H.J. ; Bhunia, S.

Modern-day bio-implantable chips for neural prostheses cannot monitor a large number of electrodes at the same time since they suffer from excessively high data rates. Hence, it is imperative to design area and power-efficient digital circuits for appropriate conditioning of the recorded neural signal in order to remain within the bandwidth constraint. Previously, we have proposed an algorithm for neural data compression, which incorporates the concept of creating and maintaining a dynamic vocabulary of neural spike waveforms represented as wavelet transform coefficients. In this paper, we propose an appropriate architecture for low-power and area-efficient VLSI implementation of the scheme. Based on simulation results, the hardware consumes 3.55 muW and 0.36 mW power using 0.18 mum CMOS technology for 1-channel and 100-channel neural recording applications, respectively.

Published in:

Biomedical Circuits and Systems Conference, 2007. BIOCAS 2007. IEEE

Date of Conference:

27-30 Nov. 2007