Close category search window
 

Process uniformity and slip dislocation patterns in linearly ramped-temperature transient rapid thermal processing of silicon

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Moslehi, M.M. ; Texas Instrum., Dallas, TX, USA

Rapid thermal processing (RTP) of silicon using transient linearly ramped-temperature saw-toothed and triangular thermal cycles has been evaluated by characterization of the process uniformity and slip dislocation line patterns for a wide range of process parameters. Rapid thermal oxidation was chosen as the process vehicle for these studies. The process uniformity and slip dislocation line patterns are strongly affected by both the transient and steady-state segments of the thermal cycles. The strong dependencies of the process uniformity and slip dislocation lines on the thermal cycle parameters suggest that the overall performance of a RTP reactor must be specified not only under steady-state thermal conditions, but also for controlled transient thermal cycles. Transient ramped-temperature RTP cycles with medium-to-high peak process temperatures (i.e. Tmax=1100°-1150°C) were found to be the optimal process conditions for growing thin gate oxides in the range of 60-120 Å with superior process uniformity and minimum slip dislocation line generation. The results of this work provide insight and useful methodology for process optimization in order to improve process uniformity, minimize generation of slip dislocation lines, and obtain good device electrical characteristics

Published in:
Semiconductor Manufacturing, IEEE Transactions on  (Volume:2 ,  Issue: 4 )

Date of Publication: Nov 1989

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.