By Topic

Selectively Weighted Multicast Scheduling Designs For Input-Queued Switches

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Shoaib, M. ; Indian Inst. of Technol. Madras, Chennai

The objective of this work is to propose hardware-efficient schemes for multicast scheduling in input-queued switches based on the weight based arbiter (WBA), motivated by the practical implementation of a scheduler for a 64-port optical crossbar switch. We demonstrate that alternating fanout- and age-based weight calculations in subsequent time slots lead to higher clock speeds and better FPGA area utilization, with performance characteristics close to the conventional WBA. Our FPGA sizing experiments and clock speed evaluations show improvements of up to 35.25% and 47.06%, respectively, over the WBA. In addition, latency-throughput results for the proposed variations highlight the trade-offs between fairness, throughput, hardware complexity and speed.

Published in:

Signal Processing and Information Technology, 2007 IEEE International Symposium on

Date of Conference:

15-18 Dec. 2007