By Topic

An Analytical Expression for Drain Saturation Voltage of Polycrystalline Silicon Thin-Film Transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hao, H. ; Soochow Univ., Suzhou ; Mingxiang Wang ; Man Wong

A physical-based analytical expression for the drain saturation voltage VDsat of polycrystalline silicon (poly-Si) thin- film transistors (TFTs) is derived. VDsat is found to be dominated by the grain boundary potential barrier modulation effect, which can be readily estimated from the device transfer characteristic. Straightforward prediction of VDsat values at arbitrarily given gate voltages based on the proposed formula is demonstrated for both low temperature and high temperature processed poly-Si TFTs in either n- or p-type. The prediction agrees well with experimentally determined VDsat value. Derivation of the expression is based on our previously proposed analytical ON-state drain-current model for poly-Si TFTs, with no empirical factors included.

Published in:

Electron Device Letters, IEEE  (Volume:29 ,  Issue: 4 )