By Topic

Enhancement of Hardware-Software Partition for Embedded Multiprocessor FPGA Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Trong-Yen Lee ; Nat. Taipei Univ. of Technol., Taipei ; Yang-Hsin Fan ; Yu-Min Cheng ; Chia-Chun Tsai
more authors

In this paper, we propose an enhancement partition method that incorporates formal partition, fitting system constraints and hardware orient partition algorithm to solve partitioning issue for embedded multiprocessor FPGA systems. With formal partition, we can rapidly obtain a set of partitioning results that satisfy the system constraints on the number of processors. To fit various system constraints, we find out all partition result sets by fitting system constraints. Finally, hardware orient partition can provide a nearly best partition result for designer to develop multiprocessors system-on-a-chip system. Experiment results show that the proposed method can obtain the fitting best partitioning result than other partitioning method using JPEG encoding system example.

Published in:

Intelligent Information Hiding and Multimedia Signal Processing, 2007. IIHMSP 2007. Third International Conference on  (Volume:1 )

Date of Conference:

26-28 Nov. 2007