Referenced Items are not available for this document.
This paper presents a unity-gain amplifier architecture, which, unlike already known solutions, provides a theoretically zero gain error without requiring an infinitely large loop gain. The architecture is based on two amplifiers nested in a feedback configuration, which allows a straightforward complementary metal-oxide-semiconductor (CMOS) implementation. Performances are analytically evaluated and compared to those of the traditional solution under similar design settings. Simulations using a 0.35-mum CMOS process are found to be in agreement with theory, and Monte Carlo simulations have also shown the robustness of the proposed approach against process tolerances.
Published in:
Instrumentation and Measurement, IEEE Transactions on
(Volume:57
,
Issue:
7
)
Date of Publication: July 2008
- Page(s):
- 1431 - 1437
- ISSN :
- 0018-9456
- INSPEC Accession Number:
- 10006701
- Digital Object Identifier :
- 10.1109/TIM.2008.917181
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 28 May 2008
- Issue Date :
- July 2008
- Sponsored by :
- IEEE Instrumentation and Measurement Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
