By Topic

Technology and Performance of InAlN/AlN/GaN HEMTs With Gate Insulation and Current Collapse Suppression Using Zr \hbox {O}_{bm 2} or Hf \hbox {O}_{bm 2}

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)

We present the technology and performance of InAlN/AlN/GaN MOS HEMTs with gate insulation and surface passivation using Zr or Hf . About 10-nm-thick high- dielectrics were deposited by MOCVD before the ohmic contact processing. Plasma pretreatment allowed the reduction of the temperature of the ohmic contact annealing at 600degC. The insulation and passivation of 2-m gate-length MOS HEMTs lead to a gate leakage current reduction by four orders of magnitude and a 2.5 increase of the pulsed drain-current if compared with a Schottky barrier (SB) HEMT. A dc characterization shows 110 mS mm transconductance and 0.9 A mm drain--currents that represent improvements in comparison to the similar SB HEMT and that is explained by a mobility-dependent carrier depletion effect.

Published in:

Electron Devices, IEEE Transactions on  (Volume:55 ,  Issue: 3 )