By Topic

A Scalable Hardware Architecture to Support Applications of the HAIPE 3.1 Standard

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Boorman, B.C. ; Harris Corporation, RF Communications Division, Rochester, NY ; Mackey, C.D. ; Kurdziel, M.T.

Developers are actively pursuing embedments of the new HAIPE 3.1 standard for secure IP communications. Depending on underlying channel capacities or other aspects of individual applications, different levels of performance may be required. The challenge is to provide a hardware platform that provides the required level of computational support, but optimized with respect to cost, size, weight, etc. This paper will present an overview of these challenges and will describe an innovative, scalable hardware architecture that addresses them. Performance data was gathered for a series of architecture configuration experiments. Performance data is presented along with discussion and recommendations for future work.

Published in:

Military Communications Conference, 2007. MILCOM 2007. IEEE

Date of Conference:

29-31 Oct. 2007