An efficient methodology for building macromodels of IC fabrication processes | IEEE Journals & Magazine | IEEE Xplore