By Topic

Reasoning about the function and timing of integrated circuits with interval temporal logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
M. E. Leeser ; Sch. of Electr. Eng., Cornell Univ., Ithaca, NY, USA

Important aspects of behavior at the transistor level are discussed, including timing and capacitance. In the approach described here, the structures of circuits and their functional behavior are described with interval temporal logic (ITL). These specifications are expressed in Prolog, and the logical manipulations of the proof process are achieved with the Prolog system. To demonstrate the flexibility of this approach, the behavior of several CMOS circuits designed with different design styles is described. These examples include a dynamic latch and a 1-b adder, both of which use a two-phase clocking scheme and exploit charge storage. The 1-b adder is a sophisticated full adder implemented with a dynamic CMOS design style. Timing as well as functional aspects of behavior are derived, and constraints on the way a circuit interacts with its environment are reasoned about formally

Published in:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  (Volume:8 ,  Issue: 12 )