By Topic

Embedded Process Development of Passive Component and Characterization Analysis for Organic Packaging Substrate

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Yu-Che Tai ; Nat. Univ. of Kaohsiung, Kaohsiung ; Chi-Chang Lai ; Sung-Mao Wu ; Jahja, E.
more authors

Operating frequency and speed growth rapidly today, 3C product demand more light, thin and small that can easily to bring anywhere. That's mean more complex IC package architecture and high performance substrate design to place maximum amount of passives with lower interconnect are decisive factors of product successful. In this study, present an integrated process to place more than one discrete capacitor in packaging substrate by build via. And relation electrical performances is measured by Vector Network Analysis with high frequency probing system, high frequency EM simulation done by Ansoft 3D full wave EM solver will be presented also in this study completely. Study result indicted that embedded capacitor technology has the potential to perform high electrical performance and cost/area saving denser packaging.

Published in:

Electron Devices and Solid-State Circuits, 2007. EDSSC 2007. IEEE Conference on

Date of Conference:

20-22 Dec. 2007