Referenced Items are not available for this document.
A voltage multiplier for passive RFID tags is designed in a 0.35-μm 2-poly 4-metal CMOS technology. Due to the limitations of the technology, an optimized design is difficult to achieve easily. Based on some design studies, an voltage multiplier working at 13.5 MHz is developed and realized on silicon. From the measurement, the output voltage is about 2.5 V and the output current is 6.4 μA. when an input AC signal of 1.5 Vpp is applied. Circuit simulation shows that the power efficiency can be 16.25% in the optimized case.
Published in:
Electron Devices and Solid-State Circuits, 2007. EDSSC 2007. IEEE Conference on
Date of Conference: 20-22 Dec. 2007
- Page(s):
- 433 - 436
- E-ISBN :
- 978-1-4244-0637-1
- Print ISBN:
- 978-1-4244-0636-4
- INSPEC Accession Number:
- 9856210
- Conference Location :
- Tainan
- Digital Object Identifier :
- 10.1109/EDSSC.2007.4450155
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
