Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

VLSI Architecture for Low Power Turbo Decoder using Adaptive Sliding Window Algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Wen-Ta Lee ; Nat. Taipei Univ. of Technol., Taipei ; Bo-Han Wu ; Jiann-Jong Chen ; Yuh-Shyan Hwang

In this paper, a new decoding algorithm using adaptive sliding window is proposed. This new algorithm can detect and skip the calculation of convergent window metrics with same time of iterations. Experimental results show that this method slightly increases 4.7% of the hardware resource, but much reduces the backward metrics and log likelihood ratio calculation times. With a proper threshold value 6 at SNR 2.5 dB, 62.92% of Beta and LLR calculation can be suspended in comparison with traditional Turbo decoder in eight times of iterations. Finally, we have designed this decoder with TSMC 0.18 um 1P6M process in cell base design flow. When this chip operate at 77 MHz, throughput can reach 4.3 Mb/s, and whole chip size including IO PAD is 1.91x2.17 mm2.

Published in:

Electron Devices and Solid-State Circuits, 2007. EDSSC 2007. IEEE Conference on

Date of Conference:

20-22 Dec. 2007