By Topic

Architecture optimization of a finite impulse response filter using toggle-based power estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Albina, C.M. ; Gesellschaft fur Mikroelektron.-Entwicklungen mbH, Unterhaching ; Hackl, G.

In this paper one way of reducing the power consumption and the area of a finite impulse response (FIR) filter is presented. Using a standard toggle-based power estimation method combined with gate-level simulations and circuit synthesis we showed that we can achieve a significant area and power reduction from the beginning by carefully selecting the right architecture and optimizing the VHDL code description of the module. The analysis was made based on the unity delay model and not on the physical extracted layout for an actual submicron technology (130 nm) but this method can be utilized successfully for other technologies.

Published in:

Information, Communications & Signal Processing, 2007 6th International Conference on

Date of Conference:

10-13 Dec. 2007