By Topic

A complex-envelope based digital phase locked loop with an arctan phase detector implemented on FPGA and performance analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kandeepan, S. ; Australian Nat. Univ., Canberra ; Hashmi, O. ; Qian Zheng

In this paper we present a Digital Phase Locked Loop (D-PLL), based on an arctan phase detector for complex signals, implemented on a Field Programmable Gate Array (FPGA) together with its performance analysis. The work is motivated by the requirement of signal synchronisation in Software Defined Radios (SDR) for high speed communication receivers. The theoretical model for the D-PLL and its corresponding implementation methodology on a Xillinx Virtex- IV FPGA are given in this paper. We also provide some test results and simulations results on the implemented system and verify them using the theoretical models.

Published in:

Information, Communications & Signal Processing, 2007 6th International Conference on

Date of Conference:

10-13 Dec. 2007