Scheduled System Maintenance:
On May 6th, system maintenance will take place from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). During this time, there may be intermittent impact on performance. We apologize for the inconvenience.
By Topic

A complex-envelope based digital phase locked loop with an arctan phase detector implemented on FPGA and performance analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Kandeepan, S. ; Australian Nat. Univ., Canberra ; Hashmi, O. ; Qian Zheng

In this paper we present a Digital Phase Locked Loop (D-PLL), based on an arctan phase detector for complex signals, implemented on a Field Programmable Gate Array (FPGA) together with its performance analysis. The work is motivated by the requirement of signal synchronisation in Software Defined Radios (SDR) for high speed communication receivers. The theoretical model for the D-PLL and its corresponding implementation methodology on a Xillinx Virtex- IV FPGA are given in this paper. We also provide some test results and simulations results on the implemented system and verify them using the theoretical models.

Published in:

Information, Communications & Signal Processing, 2007 6th International Conference on

Date of Conference:

10-13 Dec. 2007