Cart (Loading....) | Create Account
Close category search window
 

Fully integrated active filter design forultra low frequency application

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Darweesh, H.Y. ; Zagazig Univ., Zagazig ; Khalaf, Y.A. ; Farag, F.A.

This paper presents a new active capacitance multiplier circuit, by which it is possible to obtain higher capacitance values. The capacitance multiplier is based on cascaded current multiplier cells (CMC). The proposed circuit is preferred for low power low voltage applications since it is based on CMOS inverters and op-amps. The capacitance multiplier is employed in the design of a first order LPF with a cutoff frequency as low as 135 Hz using an on-chip capacitor of 1 pF only. The circuit is simulated in CMOS 0.13 mum process. Simulation results show close agreement with the analytical calculations.

Published in:

Design & Technology of Integrated Systems in Nanoscale Era, 2007. DTIS. International Conference on

Date of Conference:

2-5 Sept. 2007

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.