Cart (Loading....) | Create Account
Close category search window

Design and implementation of a high speed low power 4-bit Flash ADC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Shehata, K.A. ; Arab Acad. for Sci. & Technol., Cairo ; Ragai, H.F. ; Husien, H.

This paper presents a four-bit flash type Analog to Digital Converter (ADC). The design is suitable for Ultra Wide Band (UWB) applications due to its high operating frequency and low power consumption. The high operating frequency is due to the pipelined nature of the design. The low power consumption is due to the minimized transistor sizes and modularity of the design. The proposed ADC is designed, integrated and simulated using Cadence EDA Tools. The simulation was done using a 3.3 V, 0.35 mum CMOS Technology.

Published in:

Design & Technology of Integrated Systems in Nanoscale Era, 2007. DTIS. International Conference on

Date of Conference:

2-5 Sept. 2007

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.