By Topic

QoS provisioning for real time services for IPv6 DiffServ network using IXP-2400 intel network processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
K. Saleem ; Faculty of Electrical Engineering (FKE), Universiti Teknologi Malaysia (UTM), 81310 UTM Skudai, Johor, Darul Takzim, Malaysia ; N. Fisal ; M. M. Zabidi ; A. Mohd

Providing quality of service (QoS) and traffic engineering (TE) capabilities in the Internet is essential, especially in supporting the requirement of real- time traffic, as well as mission critical applications. differentiated services (DiffServ) is an emerging technology that provides QoS and traffic engineering features in IP network by programming the IXP2400 Intel Network Processor. Since the introduction of the network processors, there have been a number of network services developed based on the special-built, packet processing-optimized programmable microprocessors. This paper is mainly concerns on how to deploy DiffServ in order to assess priority functionalities. A scheduling mechanism was developed on the IXP2400 network processor to provide QoS by maintaining priority of incoming packets based on criteria i.e. class of packets and traffic. The queuing mechanism improves the QoS of the traffic at the expense of some performance degradation. To reduce the performance degradation, a cache unit has been added into the operation of the QoS mechanism to cut down SRAM access during the lookup operation. A performance study was then carried out to evaluate the performance of the QoS mechanism after adding the cache unit. The overall speed is enhanced and delay is minimized. At the same time, the mechanism can be implemented on the ENP-2611 Evaluation Board to verify the functionality of the application on hardware.

Published in:

Telecommunications and Malaysia International Conference on Communications, 2007. ICT-MICC 2007. IEEE International Conference on

Date of Conference:

14-17 May 2007