By Topic

A Systematic Design Flow for Optimal Capacitance Assignment in Switched-Capacitor Biquads

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hua Tang ; Electr. & Comput. Eng. Dept., Univ. of Minnesota Duluth, Duluth, MN

This paper presents a systematic design flow for optimal capacitance assignment in switched-capacitor biquad circuits. The proposed design flow starts with a biquad template configuration, which is defined based on circuit regularity. Then, the symbolic transfer function in the z-domain is derived for the biquad template. Given the desired transfer function to be realized, a set of equality constraints can be obtained from coefficient matching of the symbolic transfer function and the desired one. In addition, we also formulate an exact closed-form expression for the output swing constraint so that output swings for the biquad are equalized. Other constraints, such as direct charge coupling, are also formulated. Finally, a nonlinear programming technique is used to solve for capacitance variables subject to optimal capacitance assignment, which is defined as minimizing total capacitance, total number of capacitors and circuit sensitivity. The main advantage of the proposed design flow is that an optimal biquad configuration can be obtained in an automated and accurate way. Experiments confirmed the flexibility of the design flow on obtaining optimal biquad configurations under various design tradeoffs.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:55 ,  Issue: 7 )