By Topic

ASIP array system performance analysis and design space exploration using SystemC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mohamed Hassan ; Graduate School of Information Science and Technology, Osaka University, Japan ; Etsuko Okushi ; Masaharu Imai

In this paper we present a design methodology to address the allocation/scheduling problem of a given parallel application task precedence graph (TPG) to a multiprocessor architecture referred to as ASIP array system using SystemC simulation models. The basic rationale of the proposed method is to develop modeling constructs and library in SystemC to help designers automate the process of generation of executable specification models based on a given task graph allocation decision. The main goal of this work is to rapidly evaluate different architectural alternatives in terms of time, energy and area cost. The viability and potential of the proposed methodology is demonstrated by an illustrative case study.

Published in:

Computer Engineering & Systems, 2007. ICCES '07. International Conference on

Date of Conference:

27-29 Nov. 2007