By Topic

A 10.9GS/s, 64 Taps Distributed Waveform Generator with DAC-Assisted Current-Steering Pulse Generators in 0.18μm Digital CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yunliang Zhu ; Dept. of Electr. & Comput. Eng., Rochester Univ., Rochester, NY ; Jonathan D. Zuegel ; John R. Marciante ; Hui Wu

A distributed waveform generator (DWG) with DAC-assisted pulse generators is presented for the ultrafast waveform generation. It time-interleaves multiple pulse generators, and uses an on-chip transmission line for wideband pulse combining. Each unit pulse generator adopts a new current-steering topology which incorporates the edge combiner into the conventional current-steering structure for high-speed pulse generation. The transversal structure of the DWG enables a fully reconfigurable waveform generation. A 64-tap, 10.9 GS/S prototype was implemented in 0.18 mum standard digital CMOS technology. The average rise time of basis pulses generated from all 64 taps is 70 ps. The average tap delay is 91.8 ps. Characterization results and some example waveforms are shown in detail.

Published in:

Silicon Monolithic Integrated Circuits in RF Systems, 2008. SiRF 2008. IEEE Topical Meeting on

Date of Conference:

23-25 Jan. 2008