By Topic

Systematic-Error Signals in the AC Josephson Voltage Standard: Measurement and Reduction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Pinheiro Landim, R. ; Nat. Inst. of Stand. & Technol., Boulder ; Benz, S.P. ; Dresselhaus, P.D. ; Burroughs, C.J.

We investigate the dominant frequency-dependent systematic-error signals (SESs) in the AC Josephson voltage standard. We describe our error measurement technique and a number of methods to reduce the errors. Most importantly, we found that a small change in on-chip wiring significantly reduces the SES, improves SES measurement stability, and enables a suitable bias correction method. We show that direct analog-to-digital converter measurements of the SES of two on-chip Josephson arrays are in very good agreement with errors inferred from AC-DC transfer standard measurements. Finally, we demonstrate that the reduction of the SES using these techniques greatly improves the agreement between the AC-DC differences of the two arrays as well as the absolute AC voltage accuracy.

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:57 ,  Issue: 6 )