By Topic

Implementation of SOG devices with embedded through-wafer silicon vias using a glass reflow process for wafer-level 3D MEMS integration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

This study presents a novel system architecture to implement SOG (Silicon-on-Glass) MEMS devices on Si-glass compound substrate with embedded silicon vias. The silicon vias connecting to the pads of device are embedded inside the Pyrex glass. Parasitic capacitance for both vias and microstructures is decreased and mismatch of coefficient of thermal expansion (CTE) is reduced. In applications, the glass reflow process together with the SOG micromachining processes were employed to implement the presented concept. Successfully driving of resonator through the silicon vias is demonstrated. The wafer-level hermetic packaging can be further achieved by anodic bonding of a Pyrex7740 wafer. Hermeticity of the packaging device which performed by helium leak test satisfied the MIL-STD-883E. The packaged SOG device is SMT (Surface Mount Technology) compatible and ready for 3D microsystem integration.

Published in:

Micro Electro Mechanical Systems, 2008. MEMS 2008. IEEE 21st International Conference on

Date of Conference:

13-17 Jan. 2008