By Topic

System-Level Modeling and Design Using SysML and SystemC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Raslan, W. ; Mentor Graphics Egypt, Cairo ; Sameh, A.

SysML, the dedicated system-level UML-based notations proposed by the OMG, is gaining a lot of momentum to be widely accepted by system-level designers. IEEE has standardized SystemC to gain the fame of being powerful at the system-level architectural design and verification. Building on both SystemC and SysML success, we have dedicated this research to study and prototype the automatic translation of SysML designs into SystemC models. This work is an attempt to accelerate the SoC design process by raising the abstraction level in an automated environment.

Published in:

Integrated Circuits, 2007. ISIC '07. International Symposium on

Date of Conference:

26-28 Sept. 2007