Close category search window
 

Design and Simulation of Novel Architectures for Nanodevices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Csaba, G. ; Tech. Univ. Munchen, Munich ; Erlen, C. ; Pra, M. ; Lugli, P.

This paper shows how circuit and architecture level simulations can be applied in nanoelectronics. The methodology is illustrated with two examples: passive crossbar memories (made from ZnO or molecular rectifiers) and magnetic field-coupled devices. We will demonstrate how device-level physical tools can help in the modelling of system-level properties such as power gain and scalability.

Published in:
Integrated Circuits, 2007. ISIC '07. International Symposium on

Date of Conference: 26-28 Sept. 2007

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.