Cart (Loading....) | Create Account
Close category search window

Select asynchronous design styles in application-driven operating system-less embedded processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Guha, D. ; Nanyang Technol. Univ., Singapore ; Srikanthan, T.

Most asynchronous processor ISA (instruction set architecture) implementations are based on only one type of asynchronous design style. The ISA is dependent on the type of asynchronous design style chosen and is optimized to support a particular set of applications. Design reuse is typically difficult to realize in these cases. In this paper, we share some of the preliminary finds on configuring an ISA based on application profile-driven select of 2 types of underlying asynchronous design styles. The target embedded processor having such an ISA does not run an operating system and can be used both as a complement and alternative to software-defined radio solutions.

Published in:

Integrated Circuits, 2007. ISIC '07. International Symposium on

Date of Conference:

26-28 Sept. 2007

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.