By Topic

A Simple Methodology of Designing Asynchronous Circuits Using Commercial IC Design Tools and Standard Library Cells

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chong, Kwen-Siong ; Nanyang Technol. Univ., Singapore ; Bah-Hwee Gwee ; Chang, Joseph S.

We propose a simple asynchronous (async) design methodology for designing async circuits using the commercial IC design tools and standard library cells. The methodology involves using a proposed async latch controller, synthesizing the datapath circuits and state machines that linked by the latch controller, and using the standard back-end design flows for simulations, layout and verification. The methodology can serve as a simple and fast alternative in async circuit design as other async methodologies and tools are not easy obtainable (except for some institutions), or are not easy to be appreciated by designers, or both. A 32-tap 16-bit finite impulse response (FIR) filter is used to demonstrate the practicability and validity of the proposed methodology, and the async FIR filter dissipates ~ 8nJ @ 3.3V, features a delay of ~ 0.73mus @ 3.3V per complete computation, and occupies CMOS process. 0.58mn2 @ 0.35mum.

Published in:

Integrated Circuits, 2007. ISIC '07. International Symposium on

Date of Conference:

26-28 Sept. 2007