By Topic

Interfacing Cores and Routers in Network-on-Chip Using GALS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kundu, S. ; Indian Inst. of Technol., Kharagpur ; Chattopadhyay, S.

Network-on-Chip (NoC) architectures consist of heterogeneous cores connected through an interconnection network. The communication between the nodes is achieved by routing packets rather than wires. It supports high degree of reusability, scalability, and parallelism in communication. NoC has emerged as a new paradigm for designing core based System-on-Chip (SoC). The success of NoC design relies greatly on the standardization of the interfaces between IP cores and network fabric. The cores may have different frequency, whereas the network router also may operate at different frequency as per design. So, there is a possibility of loosing some data due to improper synchronization. In this paper, we propose the design of Network Interface to make the IP core compatible to network switch, enabling communication between them. We also present how Globally Asynchronous Locally Synchronous (GALS) style of communication has been implemented in our NOC by using FIFO in mixed clock system.

Published in:

Integrated Circuits, 2007. ISIC '07. International Symposium on

Date of Conference:

26-28 Sept. 2007