By Topic

Analysis and Characterization of p-n Junctions Fabricated by Low-Power Focused Ion Beam

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Peerasak Chantngarm ; Department of Electronics and Telecommunication Engineering, Pathumwan Institute of Technology, Pathumwan, Bangkok 10330, Thailand

The properties of implanted p+ layer and shallow p-n junctions fabricated using 20 -keV Ga+ focused ion beam (FIB) into crystalline Si substrates are investigated. From LSS theory, the junction depth is projected to be 42 nm. Raman spectroscopy measurement shows that the damages from implantation at the p+ layer are completed repaired by annealing at 800 degC for 30 minutes when the dose is 1x1014 /cm2, but the damages still remain when the dose is 1 x1016 /cm2. The current-voltage characteristics of p-n junctions show four small regions inside the forward bias region and rising saturation current in the reverse bias region as predicted in theory. At the very small forward bias region, from 0 V to 0.16 V, the current increases linearly with the bias voltage. After compensation for series resistance of 0.63 Omega-cm2, the ideality factor at the forward bias region dominated by diffusion current is 1.60. At the reverse bias region, the saturation current increases with the bias voltage. The high level of saturation current and the deviation of ideality factor from theory are considered to be the results of large amount of defects, which remained even after annealing process.

Published in:

2007 International Symposium on Integrated Circuits

Date of Conference:

26-28 Sept. 2007