By Topic

Fine Line Photolithography and Ultra High Density Package Substrate for Next Generation System-on-Package (SOP)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Fuhan Liu ; Georgia Inst. of Technol., Atlanta ; Sundaram, V. ; Wiedenman, B. ; Tummala, R.

Rapid changes will continue in the trend toward system integration and microminiaturization. System-on-a package (SOP) is a highly integrated packaging solution based on embedding thin film passive and active components in ultra high density build-up substrates. The SOP-substrate provides a platform leading to system multi-functional and microminiaturization which demands additional wiring capability for routing chips and interconnecting embedded components. Fine line photolithography with I-line UV light is the key enabling technology to achieve the required wiring density on substrate at low cost. We have studied the fundamentals of fine image transfer by I-line photolithography based on proximity exposure. The relationship of achievable minimum feature size and gap distance between photo-mask and photo resist was investigated by calculations and experiments. Calculation showed that as fine as 2 mum line and space could be achievable on an 8 mum thick photo resist at gap of zero. While experimental results showed that 6 mum line and space was obtained with gap of zero and 10 mum line and space was obtained at gap of 60 mum. 60 mum is the maximum gap for resolving sub-10 mum line and space by I-line photolithography. Fine line categories for package substrate and related technologies are summarized. Finally we demonstrate a build-up layer having extremely high wiring capability for 100 mum pitch area array flip chip with 3 copper routing lines per pitch and 1,600 bumps per layer for satisfying year 2010 semiconductor roadmap microprocessor requirements.

Published in:

Electronic Packaging Technology, 2007. ICEPT 2007. 8th International Conference on

Date of Conference:

14-17 Aug. 2007