By Topic

Exploiting Slack Time in Dynamically Reconfigurable Processor Architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Thomas Schweizer ; Department of Computer Engineering, University of Tuebingen, Sand 13, 72076 Tuebingen, Germany. ; Tobias Oppold ; Julio Oliveira Filho ; Sven Eisenhardt
more authors

In dynamically reconfigurable processors, different contexts as well as different data paths within one context usually vary in their execution time. Voltage scaling offers the ability to utilize this variation to reduce power consumption. In this paper, we propose a dual-VDD dynamically reconfigurable processor architecture which utilizes the varying execution time to reduce dynamic power consumption without adapting the clock frequency. Gate-level simulations reveal that the proposed dual-VDD architecture reduces the power consumption of a processing element up to 22.1% and the total power consumption up to 10.5% compared to a single voltage architecture instance.

Published in:

Field-Programmable Technology, 2007. ICFPT 2007. International Conference on

Date of Conference:

12-14 Dec. 2007