By Topic

A Coarse Grained Reconfigurable Architecture for Variable Block Size Motion Estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Verma, R. ; Arizona Univ., Tucson ; Akoglu, A.

This paper proposes a novel application-specific coarsegrained reconfigurable architecture with a flexible network on chip (NoC) mechanism. This architecture supports variable block size motion estimation (VBSME) with much less resources than other architectures. The intelligent NoC router supports full search motion estimation algorithm as well as other fast search algorithms like diamond and hexagonal search. Our model is a hierarchical hybrid processing element based 2D architecture which supports reuse of search data between the processing elements with the help of NoC routers. Results show that the area occupied by the proposed architecture is about one-seventh of the area occupied by the state of the art ASIC implementation with comparable operational frequency to sustain 30fps.

Published in:

Field-Programmable Technology, 2007. ICFPT 2007. International Conference on

Date of Conference:

12-14 Dec. 2007