By Topic

A Novel Method of Test Generation for Asynchronous Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Vasudevan, D.P. ; Univ. of Edinburgh, Edinburgh

Design of asynchronous circuits involves primitive structures which have local feedback loops like C-elements. Due to the presence of number of such primitive elements, the loops in asynchronous circuits are high. Increased number of loops in these cyclic asynchronous circuits makes the conventional synchronous CAD tools to fail as they are capable of only handling acyclic circuits. This makes the generation of test patterns for asynchronous circuits a hard task. This paper focuses on this problem and deals with the test generation process involving the conversion of cyclic asynchronous structures to equivalent acyclic structures before generating test and thereby improving the fault coverage. Thus, enabling the test generation for these circuits and increasing the fault coverage.

Published in:

Design and Test Workshop, 2007. IDT 2007. 2nd International

Date of Conference:

16-18 Dec. 2007