By Topic

High performance firmware architecture for FIR filtering in DSP processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sebastiano Scarpaci ; Politecnico di Milano - Dept. of Electronics, Milano, Italy ; Andrea Suardi ; Angelo Geraci ; Giancarlo Ripamonti

The paper presents a technique for implementing finite impulse response (FIR) filtering in last generation digital signal processors (DSP), which has been specifically designed and developed. Thanks to a fully assembler coded firmware that exploits at best the device resources, a maximum parallel data processing architecture can be implemented that considerably improves the filtering process efficiency with respect to standard solutions that are based on C language firmware codes.

Published in:

2007 IEEE Nuclear Science Symposium Conference Record  (Volume:1 )

Date of Conference:

Oct. 26 2007-Nov. 3 2007