By Topic

Computer-aided crosstalk minimisation design for system-on-chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
C. -C. Kao ; Nat. Pingtung Inst. of Commerce, Pingtung

Crosstalk caused by coupling capacitance is a major source of load and delay faults in ultra-deep submicron system-on-chip (SoC). Minimising such faults is important to the performance and reliability of SoC designs. A novel computer-aided crosstalk minimisation design for the SoC is presented. A divide-and-conquer method to rearrange wire segments is used such that the coupling length can be minimised. Next, the space between adjacent tracks is adjusted using a quadratic programming method. The proposed design on the AMBA-based SoC platform is implemented and provided experimental results to demonstrate the effectiveness of the method.

Published in:

IET Computers & Digital Techniques  (Volume:2 ,  Issue: 1 )