By Topic

A new multistandard video processor including deflection drive circuits which is controlled by digital process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

The authors describe a novel multistandard video processor which uses the counted-down method in the synchronization block. The processor consists of luminance, chrominance and deflection signal processing blocks. The count-down method is used in both the horizontal and the vertical synchronization circuits of the deflection signal processing block. Because a 50/60 identification circuit is installed and the chrominance signal processing block can receive PAL (phase alteration line) and NTSC (National Television System Committee) signals using this video processor and a SECAM (sequential and memory) decoder, it is possible to construct a multistandard system TV receiver. Systematic development work has been done to maximize the performance of the functional blocks and to minimize the number of pins and external components

Published in:

IEEE Transactions on Consumer Electronics  (Volume:35 ,  Issue: 3 )