By Topic

Effect of Selected Process Parameters on Durability and Defects in Surface-Mount Assemblies for Portable Electronics

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ladani, L.J. ; Dept. of Mech. & Aerosp. Eng., Utah State Univ., Logan, UT ; Dasgupta, A. ; Cardoso, I. ; Monlevade, E.

This paper presents a systematic approach to study the effect of manufacturing variables on the creation of defects and the effect of those defects on the durability of lead-free (Pb-free) solder joints. An experiment was designed to systematically vary the printing and reflow process variables in order to fabricate error-seeded test assemblies. The error-seeded samples were then inspected visually and with X-ray, to identify different types of defects, especially voids, and then test for electrical performance. The specimens were subjected to an accelerated thermal cycling test to characterize the durability of these error-seeded specimens and to study the effect of each manufacturing variable on the durability of the solder joints. The response variables for the design of experiments are thermal cycling durability of the solder joints and void area percentage in ball grid array (BGA) solder joints. Pretest microstructural analysis showed that specimens produced under inadequate reflow profiles suffered from insufficient wetting and insufficient intermetallic formation. Statistical analysis of the response variables shows that waiting time, heating ramp, peak temperature, and cooling rate have nonlinear effects on thermal cycling durability. Two variables in particular [peak temperature and waiting time (the time waited after the solder paste barrel was opened and before print)] appear to have optimum values within the ranges investigated. Statistical analysis of void percentage area for all design of experiment (DOE) runs show that higher stencil thickness results in higher void percentage and that void percentage increases as time above melt and peak temperature increases.

Published in:

Electronics Packaging Manufacturing, IEEE Transactions on  (Volume:31 ,  Issue: 1 )