By Topic

Soft-Reconfiguration Management for Operating Systems with Multiprocessor Architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

sumer market to be prepared for business of new products everyday. With these tech-advancements, a new motherboard is designed for every release of a new processor in the form of fixed ASIC thus makes the old motherboards useless. This leads to two big problems of E-waste as well as Technology upgradation cost. To overcome these problem, authors have already proposed Three-Tier architecture for the computer processors that intro- duces a Reconfigurable Master Processor in FPGA, controling all other old technology processors. This uses a smart OS named kshtizindia1-OS (KIOS), at higher tier, Reconfigurable FPGA (Master Processor) at middle tier and the old processors at lower tier. This architecture emphasizes on an innovative concept of a very smart and auto-reconfigurable Operating System, KIOS with a reconfigurable CPU in FPGA that controls and reuses the old processors. The KIOS will incorporate the feature of soft-reconfiguration or auto-updation such that it can be able to reconfigure the FPGA as per the need of new release. All the tasks in the three tier architecture of KIOS is managed and interfaced for user by an application cum system software. Serially, these all tasks are presented here by a seven step process. This new architecture also contains new techniques of implementation for main memory, cache memory, bus architectures data and address mapping, multiprocessor scheduling and clock management. Index Terms-- E-wastage, Reconfigurable processor, Soft- reconfigurable Operating systems, Multiprocessor and Parallel architectures.

Published in:

Advanced Computing and Communications, 2007. ADCOM 2007. International Conference on

Date of Conference:

18-21 Dec. 2007