Scheduled System Maintenance:
On Wednesday, July 29th, IEEE Xplore will undergo scheduled maintenance from 7:00-9:00 AM ET (11:00-13:00 UTC). During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Comparative analysis of low power high performance flip–flops in the 0.13µm technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Agarwal, S. ; PSG Coll. of Technol., Coimbatore ; Ramanathan, P. ; Vanathi, P.T.

In this paper, a comparative analysis of existing architecture for flip-flops along with proposed designs is made. Flip-flops are the most essential element in the design of sequential circuits. Due to continuing increase in integration of transistors and growing needs of portable equipments, low power design with high performance is of prime importance. The proposed designs have better power delay product than the existing architectures and also occupy lesser area. Simulation has been done in the IBM 130nm technology using TSpice.

Published in:

Advanced Computing and Communications, 2007. ADCOM 2007. International Conference on

Date of Conference:

18-21 Dec. 2007