By Topic

A Modification to Circular-Scan Architecture to Improve Test Data Compression

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Azimipour, M. ; Shahid Beheshti Univ., Tehran ; Eshghi, M. ; Khademzadeh, A.

The authors in (B. Arslan and A. Orailuglu, 2004) propose circular-scan chain architecture to reduce test time and cost in SOCs. The technique presented in this paper is based on circular-scan architecture (B. Arslan and A. Orailuglu, 2004). The basic idea of circular-scan architecture is use of the captured response of the previously applied pattern as a template for the next pattern while allowing the full observation of the captured response. Proposed architecture achieves further compression by updating conflicting bits internally instead of using data Input pin. Experimental results showed an improvement between 3.5% to 7.8% in test data compression in 5 largest ISCAS89 circuits.

Published in:

Advanced Computing and Communications, 2007. ADCOM 2007. International Conference on

Date of Conference:

18-21 Dec. 2007