By Topic

Scheduling of Cores for Power Constrained System-on-Chip Testing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chakraborty, R. ; Indian Inst. of Technol., Kharagpur ; Chowdhury, D.R.

A system-on-chip (SOC) may contain numerous cores. If each core has its own distinct set of tests then in order to reduce the total testing time some of these cores may be tested in parallel. The order of such testing is determined by a schedule. An efficient scheduling algorithm can bring about a considerable reduction in the total test time of chips for large scale testing. This paper proposes a heuristic for scheduling large number of cores in SOC testing. The scheduling algorithm is very fast and hence can tackle the problem of scheduling in SOCs having numerous cores. It works with constrained power and limited SOC TAM width and aims to reduce total test time. The elegance of the heuristic is supported by the extensive experimental results.

Published in:

Advanced Computing and Communications, 2007. ADCOM 2007. International Conference on

Date of Conference:

18-21 Dec. 2007