By Topic

Carrier-transport-enhanced CMOS using new channel materials and structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)

While the mobility is still an important parameter to describe the current drive under sub-100 nm regime, the reduction in the effective mass is more essential in increasing the on-current under ballistic or near-ballistic transport. When applying those technologies to future technology nodes, we need to take into account the following issues; (1) successive increase in carrier transport properties with a progression in technology nodes, (2) individual optimization of nMOS and pMOS channel structures and (3) compatibility with multi-gate structures. This paper reviews our recent results on these carrier-transport-enhanced CMOS structures on the Si platform for future high performance and low power LSIs.

Published in:

Semiconductor Device Research Symposium, 2007 International

Date of Conference:

12-14 Dec. 2007