By Topic

An analytic, compact model of threshold voltage variations for SONOS memory cells due to lateral migration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chun-Hsing Shih ; Yuan Ze Univ., Taoyuan ; Ji-Ting Liang

Conventional floating gate flash memory has been the mainstream VLSI memory for the past decade. However, as the gate length scaled into nanoscale regime, it is great challenge to continue the scaling pace due to the physical limit of the tunneling oxide and its related reliability issues. Alternatively, the SONOS (silicon-oxide-nitride-oxide-silicon) cell structure offers a promising solution to further scale as code and data flash memory. A compact, analytic model of the threshold voltage variations in SONOS memory was derived to describe the impact of lateral migration on devices characteristics by using gate voltage equation. Since no empirical fitting parameters are involved in this model, it is very helpful in cell design and the prediction of scaling limit for next generation applications.

Published in:

Semiconductor Device Research Symposium, 2007 International

Date of Conference:

12-14 Dec. 2007