By Topic

0.5- \mu\hbox {m} CMOS Implementation of Analog Heart-Rate Extraction With a Robust Peak Detector

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mingqi Chen ; Univ. of Florida, Gainesville ; Boric-Lubecke, O. ; Lubecke, V.M.

A robust high-accuracy analog-signal-processing 0.5-mum CMOS chip for real-time heart-rate (HR) extraction is presented. A novel peak-detector architecture is proposed and implemented to facilitate on-chip integration. The system is capable of processing electrocardiogram (ECG) signals with a peak-to-peak amplitude as low as 5 mV, without any prefiltering. Experimental results with prerecorded and real-time ECG signals have demonstrated the obtained R-R interval accuracy on the order of milliseconds. The system was also used to successfully extract HR intervals with Doppler radar. Such a system may significantly reduce ADC resolution and sampling speed requirements while providing high immunity to noise and DC offset drift.

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:57 ,  Issue: 4 )