By Topic

Localized SOI technology: an innovative Low Cost self-aligned process for Ultra Thin Si-film on thin BOX integration for Low Power applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

24 Author(s)
S. Monfray ; STMicroelectronics, 850 rue J. Monnet, 38926 Crolles, France; CEA LETI MINATEC, rue des Martyrs, 38054 Grenoble, France. ph: +33 4 38 92 36 89 fax: +33 4 38 92 29 50, e-mail: ; MP. Samson ; D. Dutartre ; T. Ernst
more authors

In this paper, we demonstrate the first successful integration of "localized SOI" devices integrated with HfO2/TiN gate stack on dedicated areas of bulk CMOS substrates. We propose a low cost innovative approach based on the SON technology, where the buried sacrificial SiGe layer can be removed directly from the edges of the active area in a self-aligned process, to form an entire fully-depleted structure isolated from the substrate. NMOS devices with gate length down to 32 nm are demonstrated on 6 nm Si-films, allowing the control of Ioff current down to 0.1 nA/mum for 440 muA/mum Ion @Vdd=1.1 V. We also demonstrated the impact of the TiN (as metal gate) thickness and compressive CESL (contact etch stop layer) boosters for ultra-thin film PMOS, allowing +15% and +22% additional improvement in performances, respectively. This localized-SOI approach is dedicated to low power devices where the leakage reduction is crucial. The possibility for power management is also demonstrated thank to the very thin buried dielectric and to the ground-plane implantations, allowing body factor as high as 80 mV/Von short devices.

Published in:

2007 IEEE International Electron Devices Meeting

Date of Conference:

10-12 Dec. 2007